



TFA9888_SDS

**9.7 V Stereo Boosted Audio System with Adaptive Sound
Maximizer and Speaker Protection**

Version: 3.0

Release Date: 2020-01-21

Contents

1	General description.....	1
2	Features and benefits.....	2
3	Applications.....	4
4	Quick reference data.....	5
5	Ordering information.....	7
6	Block diagram.....	8
7	Pinning information.....	9
	7.1 Pinning.....	9
8	Functional description.....	11
9	Limiting values.....	12
10	Thermal characteristics.....	13
11	Package outline.....	14
12	Soldering of WLCSP packages.....	15
	12.1 Introduction to soldering WLCSP packages.....	15
	12.2 Board mounting.....	15
	12.3 Reflow soldering.....	15
	12.3.1 Stand off.....	16
	12.3.2 Quality of solder joint.....	16
	12.3.3 Rework.....	16
	12.3.4 Cleaning.....	17
13	Legal and contact information.....	18
14	Revision history.....	19

1 General description

The TFA9888 is a high-efficiency stereo class-D audio amplifier featuring an adaptive sound maximizer and speaker protection (implemented via a speaker-boost and protection algorithm). It can deliver 4.8 W peak output power per channel into an 8 Ω speaker at a supply voltage of 3.6 V. The internal adaptive DC-to-DC converter raises the supply voltage to 9.7 V, providing ample headroom for major improvements in sound quality.

A safe working environment is provided for the speaker under all operating conditions. The TFA9888 maximizes acoustic output while ensuring diaphragm displacement and voice coil temperature do not exceed their rated limits. This function is based on a speaker box model that operates in all loudspeaker environments (e.g. free air, closed box or vented box). Furthermore, advanced signal processing ensures that the quality of the audio signal is never degraded by unwanted clipping or distortion in the amplifier or speaker. The speaker-boost and protection algorithm uses feedback to calculate both the temperature and the excursion, allowing the TFA9888 to adapt to changes in the acoustic environment.

The device allows a single speaker to support both the handset call and hands-free call use-cases. This feature reduces the number of amplifiers needed in an application without the need for additional external components.

Smart Receiver stereo playback is supported with a hands-free speaker and an earpiece speaker (32 Ω) connected to the two channels of the TFA9888. The speaker-boost and protection algorithm allows the TFA9888 to deliver about 1.2 W at the earpiece speaker, making it possible to generate a loud stereo impression using normal mobile phone acoustics.

The TFA9888 is available in a 99-bump WLCSP (Wafer Level Chip-Size Package) with a 400 μm pitch.

2 Features and benefits

- Sophisticated speaker-boost and protection algorithm that maximizes speaker performance while protecting the speaker:
 - Fully embedded software, no additional license fee or porting required
 - Total integrated solution that includes Digital Signal Processor (DSP), stereo amplifiers, DC-to-DC converter sensing and more
- Adaptive excursion control - guarantees that the speaker membrane excursion never exceeds its rated limit
- Real-time temperature protection - direct measurement ensures that voice coil temperature never exceeds its rated limit
- Environmentally aware - automatically adapts speaker parameters to acoustic and thermal changes including compensation for speaker-box leakage
- Support for handset call and hands-free call use cases using the same speaker:
 - Handset use case, $V_{n(o)} = 11 \mu\text{V}$ (typical), PSRR = 110 dB (typical), $P_O = 300 \text{ mW}$ (THD = 1%, $R_L = 8 \Omega$), $P_O = 120 \text{ mW}$ (THD = 1%, $R_L = 32 \Omega$)
 - Hands-free use case, $V_{n(o)} = 45 \mu\text{V}$ (typical), PSRR = 80 dB (typical), $P_O = 2 \times 2.4 \text{ W}$ (THD = 1%, $R_L = 2 \times 8 \Omega$)
- Smart Receiver stereo support using the main and earpiece speakers in hands-free use case for stereo playback, $P_O = 4.1 \text{ W}$ (THD = 1%, $R_L = 8 \Omega$, no signal on receiver speaker) and $P_O = 1.2 \text{ W}$ (THD = 1%, $R_L = 32 \Omega$, no signal on main speaker)
- Clip avoidance - DSP algorithm prevents clipping even with sagging supply voltage
- Bandwidth extension option to increase low frequency response
- Compatible with standard Acoustic Echo Cancellers (AECs)
- Adaptive DC-to-DC converter increases the supply voltage smoothly when necessary, preventing large battery supply spikes and limiting quiescent power consumption
- High efficiency and low power dissipation
- Wide supply voltage range (fully operational from 2.7 V to 5.5 V)
- I²C-bus control interface (400 kHz)
- Dedicated speech mode with speech activity detector
- Speaker current and voltage monitoring (via the I²S-bus) for Acoustic Echo Cancellation (AEC) at the host
- 48 kHz sample frequency supported
- Configurable TDM/I²S input interface supporting up to 16 slots
- Bi-directional TDM/I²S interface supported (full duplex)
- PDM input interface supporting:
 - Stereo audio input or
 - Two digital microphones
- Sidetone mixing supported
- External haptic driver supported via the TFA9881
- Interrupt control via a dedicated interrupt pin
- Four GPIOs

- Volume control
- Low RF susceptibility
- Input clock jitter insensitive interface (jitter caused by thermal noise)
- Thermal foldback and overtemperature protection
- 15 kV system-level ESD protection without external components
- 'Pop and click noise' free at all transitions between use cases

3 Applications

- Mobile phones
- Tablets
- Portable Navigation Devices (PND)
- Notebooks/Netbooks
- MP3 players and portable media players
- Small audio systems

4 Quick reference data

Table 4-1: Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{BAT}	battery supply voltage	on pin V_{BAT1}/V_{BAT2}	2.7	-	5.5	V
V_{DDD}	digital supply voltage	on pin V_{DDD}	1.65	1.8	1.95	V
$V_{DD(I/O)}$	input/output supply voltage	on pin $V_{DD(I/O)}$	1.65	1.8	1.95	V
I_{BAT}	battery supply current	on pin V_{BAT1}/V_{BAT2} and in DC-to-DC converter coil; hands-free or multimedia playback use case; $DPSAL = DPSAR = 0$; silence	-	8	-	mA
		on pin V_{BAT1}/V_{BAT2} and in DC-to-DC converter coil; handset call use case; $DPSAL = DPSAR = 0$; silence;	-	6	-	mA
		Power-down state	-	1	-	μ A
I_{DDD}	digital supply current	on pin V_{DDD} ; hands-free or multimedia playback use case; silence	-	47	-	mA
		on pin V_{DDD} ; handset call use case; $SSPDME = CSRIGHT = CSLEFT = VSRIGHT = VSLEFT = SSRIGHT = 0$	-	6	-	mA
		on pin V_{DDD} ; Power-down state; $BCK = FS = DIO1 = DIO2 = GAINIO = 0$ V; $MANAOOSC = 1$;	-	30	-	μ A
$P_{O(RMS)}$	RMS output power	THD+N = 1 %; stereo application ($2 \times R_L = 8 \Omega$); hands-free call or multimedia playback use case; $V_{BST} = 9.2$ V				
		one output channel active	-	3.5	-	W
		two output channels active	-	2 × 2.4	-	W
		THD+N = 1 %; Smart Receiver application; hands-free call or multimedia playback use case; $V_{BST} = 9.7$ V				
		main speaker; $R_L = 8 \Omega$; $L_L = 44 \mu$ H, no signal on receiver speaker	-	4.1	-	W

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		receiver speaker; $R_L = 32 \Omega$; $L_L = 160 \mu\text{H}$, no signal on main speaker	-	1.2	-	W

5 Ordering information

Table 5-1: Ordering information

Type number	Package		
	Name	Description	Version
TFA9888UK	WLCSP99	wafer level chip-scale package; 99 bumps; 4.37 × 3.82 × 0.5 mm	SOT1447-1

6 Block diagram




Figure 6-1: Block diagram

7 Pinning information

7.1 Pinning




Figure 7-1: Bump configuration

	1	2	3	4	5	6	7	8	9
A	SCL	V _{DD(I/O)}	V _{DDD}	GNDD	V _{BAT1}	GNDD	GNDP1	OUTLA	V _{DDP1}
B	SDA	V _{DD(I/O)}	V _{DDD}	GNDD	GNDD	GNDD	GNDP1	RCVOUTA	V _{DDP1}
C	FS	GPIO1	ADS1	ADS2	TEST5	GNDD	GNDP1	OUTLB	V _{DDP1}
D	BCK	GPIO2	INT	RST	TEST1	GNDD	GNDP1	RCVOUTB	V _{DDP1}
E	DIO1	GPIO3	GNDD	GNDD	TEST7	GNDD	GNDP1	VLDO	V _{DDP1}
F	DIO2	GPIO4	GNDD	GNDD	TEST4	GNDD	GNDB	INB	BST
G	GAINIO	PDMI	GNDD	TEST8	TEST3	GNDD	GNDB	INB	BST
H	PDMICK	GNDD	MICVDD	TEST9	TEST2	GNDD	GNDB	INB	BST
J	GNDD	PDMO	MICVDD	TEST10	GNDD	GNDD	GNDP2	OUTRB	V _{DDP2}
K	PDMOCLK	V _{DD(I/O)}	V _{DDD}	GNDD	TEST6	GNDD	GNDP2	GNDP2	V _{DDP2}
L	TESTOUT	V _{DD(I/O)}	V _{DDD}	GNDD	V _{BAT2}	GNDD	GNDP2	OUTRA	V _{DDP2}

aaa-011009

Transparent top view

Figure 7-2: Bump mapping

8 Functional description

The TFA9888 is a highly efficient stereo Bridge Tied Load (BTL) class-D audio amplifier with a sophisticated speaker-boost and protection algorithm. *Figure 6-1* is a block diagram of the TFA9888.

It contains a TDM/I²S input/output interface for communicating with the audio host. The TDM/I²S data pins (DIO1, DIO2 and GAINIO) can be configured as inputs or outputs. It is possible to configure the interface in full duplex mode with one data pin. Some TDM slots can be configured as data inputs and others as TDM data outputs per TDM frame sync. The maximum number of slots is 16 and the minimum number is 2 (like I²S). The interface is therefore compliant with all I²S interface configurations and supports a wide range of TDM interface configurations.

A PDM input stream can be applied to the TFA9888 (via pin PDMI). This audio interface can be used for connecting digital microphones or connected to the audio host.

A speaker-boost and protection algorithm, running on a CoolFlux Digital Signal Processor (DSP) core, maximizes the acoustical output of the speaker while limiting membrane excursion and voice coil temperature to a safe level. The mechanical protection implemented guarantees that speaker membrane excursion never exceeds its rated limit, to an accuracy of 10 %. Thermal protection guarantees that the voice coil temperature never exceeds its rated limit, to an accuracy of ± 10 °C. Furthermore, advanced signal processing ensures the audio quality is always acceptable.

The speaker-boost and protection algorithm implements an adaptive loudspeaker model that is used to predict the extent of membrane excursion. The model is continuously updated to ensure that the protection scheme remains effective even when speaker parameter values change or the acoustic enclosure is modified.

Output sound pressure levels (SPLs) are boosted within given mechanical, thermal and quality limits. An optional bandwidth extension mode extends the low frequency response up to a predefined limit before maximizing the output level. This mode is suitable for listening to high quality music in quiet environments.

The frequency response of the TFA9888 can be modified via 2×10 fully programmable cascaded second-order biquad filters. The first two biquads in each channel are processed with 48-bit double precision; biquads 3 to 10 are processed with 24-bit single precision.

The speaker-boost and protection algorithm can also be used for Smart receiver stereo. Stereo imaging can be achieved with this option by using a hands-free speaker in combination with an earpiece speaker (receiver speaker).

The left channel class-D audio amplifier can be configured for hands-free and handset call use cases. The maximum output power, the gain, and the noise levels are lower in handset call use case than in hands-free call use case. The receiver outputs can be connected to the earpiece for a handset call or to the hands-free outputs, so only one speaker is needed for both use cases. Power supply rejection is increased via an internal LDO used to supply the receiver amplifier.

The gain is automatically reduced to limit battery current when the battery voltage is low. The output volume can be controlled by the speaker-boost and protection algorithm or by the host application (external). In the latter case, the boost features of the speaker-boost and protection algorithm must be disabled to avoid neutralizing external volume control.

The speaker-boost and protection algorithm output is converted into two pulse width modulated (PWM) signals that are then injected into the class-D audio amplifier. The 3-level PWM scheme supports filterless speaker drive.

The speaker must be calibrated to prevent speaker impedance spread influencing the speaker temperature calculation/measurement. Failure to calibrate the speaker correctly can result in low volumes or damage to the speaker. Speaker binding and/or calibration is generally performed once during the phone manufacturing process.

9 Limiting values

Table 9-1: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{BAT}	battery supply voltage	on pin V_{BAT1}/V_{BAT2}	-0.3	+6	V
V_{BST}	voltage on pin BST		-0.3	+12	V
V_{DDP}	power supply voltage	on pin V_{DDP1}/V_{DDP2}	-0.3	+12	V
V_{DDD}	digital supply voltage	on pin V_{DDD}	-0.3	+1.95	V
$V_{DD(I/O)}$	input/output supply voltage	on pin $V_{DD(I/O)}$	-0.3	+1.95	V
T_j	junction temperature		-	+150	°C
T_{stg}	storage temperature		-55	+150	°C
T_{amb}	ambient temperature		-40	+85	°C
V_{ESD}	electrostatic discharge voltage	according to Human Body Model (HBM)	-2	+2	kV
		according to Charge Device Model (CDM)	-500	+500	V

10 Thermal characteristics



Table 10-1: Thermal characteristics

Symbol	Parameter	Conditions	Typ	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	4-layer application board	38	-	K/W

11 Package outline

WLCSP99: wafer level chip-scale package; 99 bumps; 4.37 x 3.82 x 0.5 mm

SOT1447-1



Dimensions (mm are the original dimensions)

Unit	A	A ₁	A ₂	b	D	E	e	e ₁	e ₂	Z _{D1}	Z _{D2}	Z _{E1}	Z _{E2}	v	w	y
max	0.54	0.23	0.325	0.29	4.40	3.85										
nom	0.50	0.20	0.300	0.26	4.37	3.82	0.4	3.2	4.0	0.185	0.185	0.435	0.185	0.05	0.015	0.03
min	0.46	0.17	0.275	0.23	4.34	3.79										

sot1447-1_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT1447-1						15-06-26 15-11-11

Figure 11-1: Package outline TFA9888 (WLCSP99)

12 Soldering of WLCSP packages

12.1 Introduction to soldering WLCSP packages

This text provides a very brief insight into a complex technology. More information about handling, packing, shipping and soldering of moisture/reflow sensitive surface-mount devices can be found in IPC/JEDEC J-STD-033 and IPC/JEDEC J-STD-020.

Wave soldering is not suitable for this package.

All Goodix WLCSP packages are lead-free.

12.2 Board mounting

Board mounting of a WLCSP requires several steps:

1. Solder paste printing on the PCB
2. Component placement with a pick and place machine
3. The reflow soldering itself

12.3 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 12-1](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues, such as smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature), and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic) while being low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 12-1](#).

Table 12-1: Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	350 to 2 000	> 2 000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 12-1](#).




Figure 12-1: Temperature profiles for large and small components

For further information on temperature profiles, refer to IPC/JEDEC J-STD-033 and IPC/JEDEC J-STD-020.

12.3.1 Stand off

The stand off between the substrate and the chip is determined by:

- The amount of printed solder on the substrate
- The size of the solder land on the substrate
- The bump height on the chip

The higher the stand off, the better the stresses are released due to TEC (Thermal Expansion Coefficient) differences between substrate and chip.

12.3.2 Quality of solder joint

A flip-chip joint is considered to be a good joint when the entire solder land has been wetted by the solder from the bump. The surface of the joint should be smooth and the shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps after reflow can occur during the reflow process in bumps with high ratio of bump diameter to bump height, i.e. low bumps with large diameter. No failures have been found to be related to these voids. Solder joint inspection after reflow can be done with X-ray to monitor defects such as bridging, open circuits and voids.

12.3.3 Rework

In general, rework is not recommended. By rework we mean the process of removing the chip from the substrate and replacing it with a new chip. If a chip is removed from the substrate, most solder balls of the chip will be damaged. In that case it is recommended not to re-use the chip again.

Device removal can be done when the substrate is heated until it is certain that all solder joints are molten. The chip can then be carefully removed from the substrate without damaging the tracks and solder lands on the substrate. Removing the device must be done using plastic tweezers, because metal tweezers can damage the silicon. The surface of the substrate should be carefully cleaned and all solder and flux residues and/or underfill removed. When a new chip is placed on the substrate, use the flux process instead of solder on the solder lands. Apply flux on the bumps at the chip side as well as on the solder pads on the substrate. Place and align the new chip while viewing with a microscope. To reflow the solder, use the solder profile shown in IPC/JEDEC J-STD-033 and IPC/JEDEC J-STD-020.

12.3.4 Cleaning

Cleaning can be done after reflow soldering.

13 Legal and contact information

Copyright © 2020 Shenzhen Goodix Technology Co., Ltd. All rights reserved.

Any excerption, backup, modification, translation, transmission or commercial use of this document or any portion of this document, in any form or by any means, without the prior written consent of Shenzhen Goodix Technology Co., Ltd is prohibited.

Trademarks and Permissions

GOODiX and other Goodix trademarks are trademarks of Shenzhen Goodix Technology Co., Ltd. All other trademarks and trade names mentioned in this document are the property of their respective holders.

Disclaimer

Information contained in this document is intended for your convenience only and is subject to change without prior notice. It is your responsibility to ensure its application complies with technical specifications.

Shenzhen Goodix Technology Co., Ltd. (hereafter referred to as “Goodix”) makes no representation or guarantee for this information, express or implied, oral or written, statutory or otherwise, including but not limited to representation or guarantee for its application, quality, performance, merchantability or fitness for a particular purpose. Goodix shall assume no responsibility for this information and relevant consequences arising out of the use of such information.

Without written consent of Goodix, it is prohibited to use Goodix products as critical components in any life support system. Under the protection of Goodix intellectual property rights, no license may be transferred implicitly or by any other means.

Shenzhen Goodix Technology Co., Ltd.

Headquarters: Floor 13, Tower B, Tengfei Industrial Building, Futian Free Trade Zone, Shenzhen, China

TEL: +86-755-33338828 FAX: +86-755-33338830

Website: www.goodix.com

14 Revision history

Table 14-1: Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TFA9888_SDS v 3.0	20200121	Product short data sheet	-	TFA9888_SDS v.2
Modifications:	<ul style="list-style-type: none"> Updated document format based on Goodix template 			
TFA9888_SDS v.2	20170714	Product short data sheet	-	TFA9888_SDS v.1
Modifications:	<ul style="list-style-type: none"> Table 4-1: I_{DD} value changed 			
TFA9888_SDS v.1	20160229	Product short data sheet	-	-